View ICSSSTVA16859B_1018698.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

Integrated Circuit Systems, Inc.
ICSSSTVA16859B
DDR 13-Bit to 26-Bit Registered Buffer
Recommended Applications: * DDR Memory Modules: - DDRI (PC1600, PC2100) - DDR333 (PC2700) - DDRI-400 (PC3200) * Provides complete DDR DIMM solution with ICS93V857 or ICS95V857 * SSTL_2 compatible data registers Product Features: * Differential clock signals * Meets SSTL_2 signal data * Supports SSTL_2 class I specifications on outputs * Low-voltage operation - VDD = 2.3V to 2.7V * Available in 64 pin TSSOP and 56 pin MLF packages * Exceeds SSTVN16859 performance
Pin Configurations
Q13A Q12A Q11A Q10A Q9A VDDQ GND Q8A Q7A Q6A Q5A Q4A Q3A Q2A GND Q1A Q13B VDDQ Q12B Q11B Q10B Q9B Q8B Q7B Q6B GND VDDQ Q5B Q4B Q3B Q2B Q1B 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 VDDQ GND D13 D12 VDD VDDQ GND D11 D10 D9 GND D8 D7 RESET# GND CLK# CLK VDDQ VDD VREF D6 GND D5 D4 D3 GND VDDQ VDD D2 D1 GND VDDQ
Truth Table1
Inputs RESET# L H H H CLK X or Floating L or H CLK# X or Floating L or H D X or Floating H L X Q Outputs Q L H L Q0(2)
64-Pin TSSOP
6.10 mm. Body, 0.50 mm. pitch
Q8A VDDQ Q9A Q10A Q11A Q12A Q13A VDDQ GND D13 D12 VDD VDDQ D11
56 43
Notes: 1. H = "High" Signal Level L = "Low" Signal Level = Transition "Low"-to-"High" = Transition "High"-to-"Low" X = Don't Care Output level before the indicated steady state input conditions were established.
2.
Block Diagram
CLK CLK# RESET# D1 VREF R CLK D1 Q1A Q1B
Q7A 1 Q6A Q5A Q4A Q3A Q2A Q1A Q13B VDDQ Q12B Q11B Q10B Q9B Q8B 14
15
ICSSSTVA16859B
42 D10
ICSSSTVA16859B
D9 D8 D7 RESET# GND CLK# CLK VDDQ VDD VREF D6 D5 29 D4
28
To 12 Other Channels
1050A--01/07/05
Q7B Q6B VDDQ Q5B Q4B Q3B Q2B Q1B VDDQ D1 D2 VDD VDDQ D3
56-Pin VFQFN (MLF2)
ICSSSTVA16859B
General Description
The 13-bit-to-26-bit ICSSSTVA16859B is a universal bus driver designed for 2.3V to 2.7V VDD operation and SSTL_2 I/O levels, except for the LVCMOS RESET# input. Data flow from D to Q is controlled by the differential clock (CLK/CLK#) and a control signal (RESET#). The positive edge of CLK is used to trigger the data flow and CLK# is used to maintain sufficient noise margins where as RESET#, an LVCMOS asynchronous signal, is intended for use at the time of power-up only. ICSSSTVA16859B supports lowpower standby operation. A logic level "Low" at RESET# assures that all internal registers and outputs (Q) are reset to the logic "Low" state, and all input receivers, data (D) and clock (CLK/CLK#) are switched off. Please note that RESET# must always be supported with LVCMOS levels at a valid logic state because VREF may not be stable during power-up. To ensure that outputs are at a defined logic state before a stable clock has been supplied, RESET# must be held at a logic "Low" level during power up. In the DDR DIMM application, RESET# is specified to be completely asynchronous with respect to CLK and CLK#. Therefore, no timing relationship can be guaranteed between the two signals. When entering a low-power standby state, the register will be cleared and the outputs will be driven to a logic "Low" level quickly relative to the time to disable the differential input receivers. This ensures there are no glitches on the output. However, when coming out of low-power standby state, the register will become active quickly relative to the time to enable the differential input receivers. When the data inputs are at a logic level "Low" and the clock is stable during the "Low"-to-"High" transition of RESET# until the input receivers are fully enabled, the design ensures that the outputs will remain at a logic "Low" level.
Pin Configuration (64-Pin TSSOP)
PIN NUMBER 1-5, 8-14, 16, 17, 19-25, 28-32 7, 15, 26, 34, 39, 43, 50, 54, 58, 63 6, 18, 27, 33, 38, 47, 59, 64 35, 36, 40-42, 44, 52, 53, 5557, 61, 62 48 49 37, 46, 60 51 45 PIN NAME Q (13:1) GND VDDQ D (13:1) CLK CLK# VDD RESET# VREF TYPE OUTPUT PWR PWR INPUT INPUT INPUT PWR INPUT INPUT Data output Ground Output supply voltage, 2.5V nominal Data input Positive master clock input Negative master clock input Core supply voltage, 2.5V nominal Reset (active low) Input reference voltage, 2.5V nominal DESCRIPTION
Pin Configuration (56-Pin MLF2)
PIN NUMBER 1-8, 10-16, 18-22, 50-54, 56 37, 48 9, 17, 23, 27, 34, 44, 49, 55 24, 25, 28-31, 39-43, 46, 47 35 36 26, 33, 45 38 32 1050A--01/07/05
PIN NAME Q (13:1) GND VDDQ D (13:1) CLK CLK# VDD RESET# VREF Center PAD
TYPE OUTPUT PWR PWR INPUT INPUT INPUT PWR INPUT INPUT PWR Data output Ground
DESCRIPTION
Output supply voltage, 2.5V nominal Data input Positive master clock input Negative master clock input Core supply voltage, 2.5V nominal Reset (active low) Input reference voltage, 2.5V nominal Ground (MLF2 package only)
ICSSSTVA16859B
Absolute Maximum Ratings
Storage Temperature . . . . . . . . . . . . . . . . . . . . Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . Input Voltage1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Output Voltage1,2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Input Clamp Current . . . . . . . . . . . . . . . . . . . . Output Clamp Current . . . . . . . . . . . . . . . . . . . Continuous Output Current . . . . . . . . . . . . . . . VDD, VDDQ or GND Current/Pin . . . . . . . . . . . Package Thermal Impedance 3
...............
-65C to +150C -0.5 to 3.6V -0.5 to VDD +0.5 -0.5 to VDDQ +0.5 50 mA 50 mA 50 mA 100 mA 55C/W
Notes: 1. The input and output negative voltage ratings may be excluded if the input and output clamp ratings are observed. 2. This current will flow only when the output is in the high state level V0 >VDDQ. 3. The package thermal impedance is calculated in accordance with JESD 51.
Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.
Recommended Operating Conditions - DDRI/DDR333 (PC1600, PC2100, PC2700)
PARAMETER V DD V DDQ VREF VTT VI VIH (DC) VIH (AC) VIL (DC) VIL (DC) VIH VIL VICR VID VIX IOH IOL TA
1
DESCRIPTION Supply Voltage I/O Supply Voltage Reference Voltage Termination Voltage Input Voltage DC Input High Voltage AC Input High Voltage Data Inputs DC Input Low Voltage AC Input Low Voltage Input High Voltage Level RESET# Input Low Voltage Level Common mode Input Range CLK, CLK# Differential Input Voltage Cross Point Voltage of Differential Clock Pair High-Level Output Current Low-Level Output Current Operating Free-Air Temperature
MIN 2.3 2.3 1.15 VREF - 0.04 0 VREF + 0.15 VREF + 0.31
TYP 2.5 2.5 1.25 V REF
MAX 2.7 2.7 1.35 V REF + 0.04 V DDQ
UNITS
VREF - 0.15 VREF - 0.31 1.7 0.97 0.36 (V DDQ/2) - 0.2 0.7 1.53
V
(VDDQ/2) + 0.2 -16 16 70 mA C
0
Guaranteed by design, not 100% tested in production.
1050A--01/07/05
ICSSSTVA16859B
Recommended Operating Conditions - DDRI-400 (PC3200)
PARAMETER V DD V DDQ VREF VTT VI VIH (DC) VIH (AC) VIL (DC) VIL (DC) VIH VIL VICR VID VIX IOH IOL TA
1
DESCRIPTION Supply Voltage I/O Supply Voltage Reference Voltage Termination Voltage Input Voltage DC Input High Voltage AC Input High Voltage Data Inputs DC Input Low Voltage AC Input Low Voltage Input High Voltage Level RESET# Input Low Voltage Level Common mode Input Range CLK, CLK# Differential Input Voltage Cross Point Voltage of Differential Clock Pair High-Level Output Current Low-Level Output Current Operating Free-Air Temperature
MIN 2.5 2.5 1.25 VREF - 0.04 0 VREF + 0.15 VREF + 0.31
TYP 2.6 2.6 1.3 V REF
MAX 2.7 2.7 1.35 V REF + 0.04 V DDQ
UNITS
VREF - 0.15 VREF - 0.31 1.7 0.97 0.36 (V DDQ/2) - 0.2 0.7 1.53
V
(VDDQ/2) + 0.2 -16 16 70 mA C
0
Guaranteed by design, not 100% tested in production.
1050A--01/07/05
ICSSSTVA16859B
DC Electrical Characteristics - DDRI/DDR333 (PC1600, PC2100, PC2700)
TA = 0 - 70C; VDD = 2.5 +/-0.2V, VDDQ=2.5 +/-0.2V; (unless otherwise stated) SYMBOL VIK VOH VOL II IDD All Inputs Standby (Static) Operating (Static) Dynamic operating (clock only) PARAMETERS II = -18mA IOH = -100A IOH = -8mA IOL = 100A IOL = 8mA VI = VDD or GND RESET# = GND VI = VIH(AC) or VIL(AC), RESET# = VDD VI RESET# = VDD, = VIH(AC) or VIL(AC), CLK and CLK# switching 50% duty cycle. RESET# = VDD, VI = VIH(AC) or VIL (AC), CLK and CLK# switching 50% duty cycle. One data input switching at half clock frequency, 50% duty cycle IOH = -16mA IOL = 16mA IO = 20mA, TA = 25 C VI = VREF 350mV VICR = 1.25V, VI(PP) = 360mV 2.3V-2.7V 2.3V-2.7V 2.5V 2.5V 2.5 2.5 7 7 CONDITIONS VDDQ 2.3V 2.3V-2.7V 2.3V 2.3V-2.7V 2.3V 2.7V MIN VDDQ 0.2 1.95 0.2 0.35 5 0.01 TBD TYP MAX -1.2 UNITS
V
A A mA
TBD IO = 0 2.7V
/clock MHz
IDDD Dynamic Operating (per each data input)
TBD
A/ clock MHz/data
rOH rOL rO(D) Ci
Output High Output Low [rOH - rOL] each separate bit Data Inputs CLK and CLK#
13.5 13
20 20 4 3.5 3.5
pF
Notes: 1 - Guaranteed by design, not 100% tested in production.
1050A--01/07/05
ICSSSTVA16859B
DC Electrical Characteristics - DDRI-400 (PC3200)
TA = 0 - 70C; VDD = 2.5 +/-0.2V, VDDQ=2.5 +/-0.2V; (unless otherwise stated) SYMBOL VIK VOH VOL II IDD All Inputs Standby (Static) Operating (Static) Dynamic operating (clock only) PARAMETERS II = -18mA IOH = -100A IOH = -8mA IOL = 100A IOL = 8mA VI = VDD or GND RESET# = GND VI = VIH(AC) or VIL(AC), RESET# = VDD VI RESET# = VDD, = VIH(AC) or VIL(AC), CLK and CLK# switching 50% duty cycle. VI RESET# = VDD, = VIH(AC) or VIL (AC), CLK and CLK# switching 50% duty cycle. One data input switching at half clock frequency, 50% duty cycle IOH = -16mA IOL = 16mA IO = 20mA, TA = 25 C VI = VREF 350mV VICR = 1.25V, VI(PP) = 360mV 2.5V-2.7V 2.5V-2.7V 2.6V 2.6V 2.5 2.5 7 7 CONDITIONS VDDQ 2.5V 2.5V-2.7V 2.7V 2.5V-2.7V 2.5V 2.7V MIN VDDQ 0.2 1.95 0.2 0.35 5 0.01 TBD TYP MAX -1.2 UNITS
V
A A mA
TBD IO = 0 2.7V
/clock MHz
IDDD Dynamic Operating (per each data input)
TBD
A/ clock MHz/data
rOH rOL rO(D) Ci
Output High Output Low [rOH - rOL] each separate bit Data Inputs CLK and CLK#
13.5 13
20 20 4 3.5 3.5
pF
Notes: 1 - Guaranteed by design, not 100% tested in production.
1050A--01/07/05
ICSSSTVA16859B
Timing Requirements1
(over recommended operating free-air temperature range, unless otherwise noted) VDDQ = 2.5V 0.2V PARAMETERS SYMBOL MIN MAX Clock frequency 270 fclock Output slew rate 1 4 tSL 0.4 Setup time, fast slew rate 2 & 4 Data before CLK , CLK# tS 0.6 Setup time, slow slew rate 3 & 4 2&4 0.4 Hold time, fast slew rate Th Data after CLK , CLK# 0.5 Hold time, slow slew rate 3 & 4 1 - Guaranteed by design, not 100% tested in production. Notes: 2 - For data signal input slew rate of 1V/ns. 3 - For data signal input slew rate of 0.5V/ns and < 1V/ns. 4 - CLK, CLK# signals input slew rate of 1V/ns. UNITS MHz V/ns ns ns ns ns
Switching Characteristics - DDRI/DDR333 (PC1600, PC2100, PC2700)
(over recommended operating free-air temperature range, unless otherwise noted) (see Figure 1) V DD = 2.5V 0.2V From To SYMBOL UNITS (Input) (Output) MIN TYP MAX 210 MHz fmax CLK, CLK# (TSSOP) Q 1.6 2.1 2.6 ns tPD CLK, CLK# (VFQFN[MLF2]) Q 1.6 2.1 2.6 ns RESET# Q 3.5 ns tphl
Switching Characteristics - DDRI-400 (PC3200)
(over recommended operating free-air temperature range, unless otherwise noted) (see Figure 1) VDD = 2.6V 0.1V From To SYMBOL UNITS (Input) (Output) MIN TYP MAX f max 210 MHz Q 1.1 1.65 ns t PD (VFQFN[MLF2]) Q 1.9 ns t PDSS CLK, CLK# (TSSOP) Q 1.1 1.6 1.85 ns t PD RESET# Q 3.5 ns t phl
1050A--01/07/05
ICSSSTVA16859B
VDD
1k From Output Under Test CL = 30 pF (see Note 1) Test point 1k
Load Circuit LVCMOS RESET# Input tinact IDD (see note 2) VDDQ VDDQ/2 VDDQ/2 VI(pp) 0V tact 90% IDDH 10% Voltage and Current Waveforms Inputs Active and Inactive Times tw VIH Input VREF VREF VIL LVCMOS RESET# Input VIH VDD/2 tPHL tS Input VREF th VIH VREF VIL Voltage Waveforms - Setup and Hold Times Voltage Waveforms - Propagation Delay Times Output VTT VOL VOH VIL Voltage Waveforms - Pulse Duration VI(pp) Timing Input VICR IDDL Output Timing Input tPHL VICR VICR tPHL VTT VTT VOH VOL Voltage Waveforms - Propagation Delay Times
Figure 1 - Parameter Measurement Information (VDDQ = 2.5V 0.2V)
Notes:
1. CL incluces probe and jig capacitance. 2. IDD tested with clock and data inputs held at VDDQ or GND, and IO = 0 mA. 3. All input pulses are supplied by generators having the following characteristics: PRR @10 MHz, Zo=50, input slew rate = 1 V/ns 20% (unless otherwise specified). 4. The outputs are measured one at a time with one transition per measurement. 5. VTT = VREF = VDDQ/2 6. VIH = VREF + 310mV (AC voltage levels) for differential inputs. VIH = VDDQ for LVCMOS input. 7. VIL = VREF - 310mV (AC voltage levels) for differential inputs. VIL = GND for LVCMOS input. 8. tPLH and tPHL are the same as tpd
1050A--01/07/05
ICSSSTVA16859B
N
c
L
INDEX AREA
E1
E
12 D
a
A2 A1
A
In Millimeters In Inches SYMBOL COMMON DIMENSIONS COMMON DIMENSIONS MIN MAX MIN MAX A -1.20 -.047 A1 0.05 0.15 .002 .006 A2 0.80 1.05 .032 .041 b 0.17 0.27 .007 .011 c 0.09 0.20 .0035 .008 SEE VARIATIONS SEE VARIATIONS D 8.10 BASIC 0.319 BASIC E E1 6.00 6.20 .236 .244 0.50 BASIC 0.020 BASIC e L 0.45 0.75 .018 .030 SEE VARIATIONS SEE VARIATIONS N 0 8 0 8 aaa -0.10 -.004 VARIATIONS N 64
10-0039
-Ce
b SEATING PLANE
aaa C
D mm. MIN MAX 16.90 17.10
D (inch) MIN .665 MAX .673
Ref erence Doc.: JEDEC Publication 95, M O-153
6.10 mm. Body, 0.50 mm. pitch TSSOP (0.020 mil) (240 mil)
Ordering Information
ICSSSTVA16859BG(LF)-T
Example:
ICS XXXX y G (LF) - T
Designation for tape and reel packaging Lead Free (optional) Package Type G = TSSOP Revision Designator Device Type (consists of 3 or 4 digit numbers) Prefix ICS, AV = Standard Device
1050A--01/07/05
ICSSSTVA16859B
Symbol A A1 A2 A3 D D1 E E1 P R e N Nd Ne 0.24 0 . 13 0.00 -
Common Dime ns ions 0.85 0.01 0.65 0.20 BSC 8.00 BSC 7.75 BSC 8.00 BSC 7.75 BSC 12 0.42 0.17 0.50 BSC 56 14 14 0.30 0 . 18 0.00 4.35 5.05 0.40 0.23 0.20 4.50 5.20 0.50 0.30 0.45 4.65 5.35 0.60 0.23 1.00 0.05 0.80
56 pin MLF2
Pitch Varation D
Ordering Information
ICSSSTVA16859BK(LF)-T
Example:
L b Q D2 E2
ICS XXXX y K ( LF) - T
Designation for tape and reel packaging Lead Free (optional) Package Type K = MLF Revision Designator Device Type (consists of 3 or 4 digit numbers) Prefix ICS, AV = Standard Device
1050A--01/07/05

▲Up To Search▲

Price & Availability of ICSSSTVA16859B

	To Download ICSSSTVA16859B Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .